This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

57-176456

(43)Date of publication of application: 29.10.1982

(51)Int.CI.

G06F 9/24

(21)Application number: 56-060965

(71)Applicant:

FANUC LTD

(22)Date of filing:


22.04.1981

(72)Inventor:

KURAKAKE MITSUO

(54) DATA PROCESSING SYSTEM

PURPOSE: To make the change of a program easy, by transferring a control program from an ROM to an RAM of each microprocessor, and eliminating the need for the ROM per a control program of each microprocessor. CONSTITUTION: A loading unit 2 is started with a power supply applied, the content of an ROM1 is read out and a required control program is stored to RAMs 3b and 4b of microprocessors 3 and 4 via a data bus 9. The loading unit 2 gives a start signal to the microprocessors 3 and 4 after the end of transfer, the microprocessors 3 and 4 respond it and start the operation according to the control program of the RAMs 3b and 4b. On the other hand, since an instruction is given from a main processor via the data bus 9, the microprocessors 3 and 4 control variables 5 and 7 via data buses 10 and 11.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C): 1998,2000 Japan Patent Office

(9) 日本国特許庁 (JP)

①特許出願公開

⑩公開特許公報(A)

昭57-176456

⑤ Int. Cl.³
G 06 F 9/24

識別記号

庁内整理番号 8120-5B 砂公開 昭和57年(1982)10月29日

発明の数 1 審査請求 未請求

(全3頁)

⊗データ処理方式

②特 願 昭56-60965

②出 願 昭56(1981)4月22日

仍発 明 者 鞍掛三津雄

日野市旭が丘3丁目5番地1富 士通フアナツク株式会社内

⑩出 願 人 富士通フアナック株式会社 日野市旭が丘3丁目5番地1

砂代理 人 弁理士 辻寶

外1名

明 細 4

1. 発明の名称

データ処理方式

2. 特許請求の範囲.

(1) ランダムアクセスメモリを内蔵したマイクロプロセッサと、該マイクロプロセッサの制御をリクラムを収容した不揮般性メモリと、該不揮般性メモリと、該不揮般はカロディングユニットと、これらを接続するになるでは、該不揮般性メモリに収容された制御プログラムを該ローディングユニットにより該マイクロプロセッサのランダムアクセスメモリに転送することを特徴とするデータ処理方式。

(2) 前配データパスに更に前配マイクロプロセッサを制御するメインプロセッサを接続することを特徴とする特許請求の範囲第(1) 項配載のデータ処理方式。

(3)前配マイクロブロセッサが前記データバスに 複数接続されるととを特徴とする特許請求の範囲 第(1) 項又は第(2) 項記載のデータ処理方式。 (4) 前配マイクロプロセッサに制御対象となる入 出力ユニットが別のデータバスを介し接続される ことを特徴とする特許請求の範囲第(1)項叉は第(2) 項叉は第(3)項配載のデータ処理方式。

(5) 前記ローデイングユニットはメモリとマイクロプロセッサで構成されることを特徴とする特許請求の範囲第(1)項叉は第(2)項叉は第(5)項叉は第(4)項記載のデータ処理方式。

(4)前記制御対象がモータであることを特徴とする特許請求の範囲第(4)項記載のデータ処理方式。 3.発明の詳細な説明

本発明は、容易に自己の制御プログラムを変更 しりるデータ処理方式に関し、特にメモリを内蔵 するマイクロブロセッサに好適なデータ処理方式 に関する。

近年マイクロプロセッサはその集積度が向上し、 又演算速度の向上に伴い各種装置の制御用に盛ん に利用されている。からる、制御用マイクロプロ セッサとしては、制御プログラムを収容しうるメ モリを内蔵した 1 チップ化したマイクロプロセッ

(1)

特開昭57-178456(2)

サが便利である。ところで、この様な制御ブロクラムを内蔵するメモリとしては、電源の供給停止時にも配像内容を消失しないリードオンリーメモリ(以下ROMと称す)が用いられているが、制御ブロクラムの変更が容易でない欠点がある。即ち、1チップマイクロブロセッサに内蔵されるROMは、殆んどマスクロム (mask ROM)であり、ブログラムの変更が容易でない。尚、イレーザプルROM (Erasable ROM) を内蔵するものもあるが、mask ROMに比べてLSIのチップが大きくなるため、価格、供給、信頼性に問題がある。

以上の点を数値制御システムにおけるサーボモータ 制御について具体的に説明する。さて、数値割御システムにおけるサーボモータの制御にマイクロプロセッサを用いる場合には、対象のモータ毎にあるいは、制御方式毎に多数の制御ブログラムを選択し、飲制御プログラムに基いてモータを制御する必要がある。とのように所定の制御プログラムを選択し

(3)

スメモリ (以下 RAMと称す)を内蔵するマイクロプロ セッサで構成される。3及び4はマイクロブロセ ツサで、各々プロセツサ本体3a及び4aと、ブ ロセッサ 3 a、 4 a の創御プログラムを格納するた めのRAM3b及び4bとで構成される。5及び7は マイクロプロセッサ3, 4に 制御される出力ユニットで あり、との例ではモータを示す。6及び8は入力 ユニットであり、との例では、マイクロブロセッ サる,4にモータの状態たとえば幽転速度を検知し て出力する検知器を示す。9は不揮般性メモリ1、 ローデイングユニット 2 、 マイクロブロセッサ 3. 4を相互に接続するメインデータパスであり、 数値制御のメインプロセツサにも接続されている。 尚、メインプロセッサより移動指令、指令速度な どがデータバスを介してマイクロプロセッサ 5.4 に入力される。 10, 11 はマイクロプロセツサ 3, 4 と、 出力 ユニット 5,7 及び 入力 ユニット 6, とを相互に接続するデータパスである。

次にとれらの動作について説明する。 不揮徴性メモリ1には、各種モータの制御のた て正しくモータを制御するためにはメモリとして外付けのイレーザブルROM (EROM) を用い、該EROMにモータ取いはモータ制御に応じた制御ブログラムを書込むことが考えられるが、1チップ化したプロセッサ以外にROMが必要となるので部品点数が増加し得策でない。又、1つのROMに複数の制御ブログラムを収容することも考えられるが、これらの制御ブログラムを全て収容するには、ROMの容量が大きくなり、コスト、実装スペースから不利である。

従つて、本発明は、マイクロブロセッサ内部に 記憶される制御ブログラムを容易に変更しりる新 規なデータ処理方式を提供することを目的とする ものである。

以下、本発明を実施例により詳細に説明する。 図面は本発明の一実施例プロック図を示し、図中、1は制御プログラムを格納する不輝撥性メモリで、例えばパブルメモリー、ROMで構成される。 2 は不揮撥性メモリ1の内容を読出し転送するローディングユニットで、ROM又はランダムアクセ

めの各種の制御ブログラムが格納されている。又、マイクロブロセツサ3,4の各々は数値制御における各制御軸毎に用意されていると仮定する。

(4)

先づ、電板が投入されると、該電源の投入を検知してローデイングユニット 2 が起動し、ローデイングユニット 2 が起動し、ローデイングユニット 2 は自己の制御ブログラムに従いる でいません 1 の内容を読出す。そして、予じめ各マイクロブロセッサ 3、4の必要とする制御ブログ クラムがわかつているので、ローディングユニット 2 は各マイクロブロセッサ 3、4のRAM 3 b、4 b にデータパス 9 を介し必要とする制御ブログラムを SE 送し、制御ブログラムを RAM 3 b、4 b に格納せしめる。

ローディングユニット 2 は更に転送終了後に各マイクロブロセッサ 3 , 4にスタート信号をデータ・パス 9 を介して送り、マイクロブロセッサ 3 , 4 は、 これに応答し、 R A M 5 b , 4 b の 制御ブログラムに従い動作を開始する。一方、 図示しない前述のメインプロセッサからデータパス 9 を介して速度指令、 移動数値指令が与えられるから、 各マイ

(5)

クロブロセッサ 3. 4はデータパス 10. 11を介し 制御対象であるモータ(出力ユニット) 5 及び 7 を制御することになる。

尚、数値制御システムでは、もともと各種パラメータや加工データの収容のために不揮徴性メモリを備えているから、前述の不揮徴性メモリーを特別設けることなく、このメモリの一部を利用してもよい。

以上の説明では、 数値制御システムを例にして 説明した、とれに限ることなく、他の制御システ ムにも利用することができる。

以上説明した様、本発明によれば、制御ブログラムを格納した不輝撥性メモリから各マイクロブロセッサのランダムアクセスメモリに制御プログラムを転送する様構成したので、各マイクロブロセッサに制御プログラム毎にROMを持つ必要はなく、制御ブログラムの変更が容易に達成出来、特に複雑な制御が要求される数値制御システムに極めて有用である。

(7)

持期昭57-176456 (3)

4.図面の簡単な説明

図面は本発明の一実施例プロック図を示す。 図中、1 … 不揮撥性メモリ、2 … ローディング ユニット、3, 4 … マイクロプロセッサ、3 a, 4 a... プロセッサ本体、5 b, 4 b … ランダムアクセスメ

等許出顧人 富士通フアナック株式会社 代理人 弁理士 辻 實 外1名

(6)

2 36 3a 4 5 6 46 4a 7 8

-303-



11 Publication number:

0 077 404 Δ1

12

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

21) Application number: 82901162.6

(5) Int. Cl.3: G 06 F 3/00

22 Date of filing: 22.04.82

G 06 F 13/00, G 06 F 9/06 G 05 B 19/02

Data of the international application taken as a basis:

lnternational application number: PCT/JP82/00138

(97) International publication number: W082/03708 (28.10.82 82/26)

30 Priority: 22.04.81 JP 60965/81

Date of publication of application: 27.04.83 Bulletin 83/17

Designated Contracting States:
CH DE FR GB LI


71) Applicant: Fanuc Ltd 5-1, Asahigaoka, 3-chome Hino-shi, Tokyo 191(JP)

(7) Inventor: KURAKAKE, Mitsuo Izumi-Haitsu 103 3-3-10, Tamadaira Hino-shi Tokyo 191(JP)

(74) Representative: Billington, Lawrence Emlyn et al, HASELTINE LAKE & CO Hazlitt House 28 Southampton Buildings Chancery Lane London WC2A 1AT(GB)

(4) DATA PROCESSING SYSTEM.

(3) Microprocessors (3, 4) containing random access memories (RAM) (3b, 4b), a non-volatile memory (1) containing the control program of the microprocessors, and a loading unit (2) for transferring the content of the non-volatile memory to the microprocessors are connected via a data bus (9). Since the control program is transferred from the nonvolatile memory to the random access memory in the microprocessors in accordance with the relative relationship between the control program specified on the control panel (11) and the microprocessors when power is applied, the execution control program is facilitated.



DESCRIPTION

DATA PROCESSING SYSTEM

Technical Field:

The present invention relates to a data processing system which can readily change a control program of its own, and more particularly to a data processing system which is well-suited for use in a microprocessor having a built-in memory.

Background Art:

In recent year, microprocessors have been extensively 10 utilized for controlling various apparatuses with enhancement in the density of integration and enhancement in the operating speed. As such a controlling microprocessor, a microprocessor in the form of a single chip having a builtin memory capable of receiving a control program is con-15 venient. In this regard, a read-only memory (hereinbelow, termed "ROM"), the stored content of which is not erased even when the supply of power is terminated, is used as the aforementioned memory for storing the control program but is disadvantageous in that it is not easy to change the con-20 trol program. Mor specifically, most ROMs built in 1-chip microprocessors are mask ROMs, which cannot readily change programs. Although erasable ROMs are built in some 1-chip microprocessors, they have problems in price, supply and reliability because of larger LSI chips than in the mask ROMs. 25

The above points will be concretely described with regard to a servomotor control in a numerical control system. When applying a microprocessor to the control of a servomotor in a numerical control system, a large 5 number of control programs are prepared for each motor or each control system which is to be controlled. fore, a predetermined control program suited to the motor control must be selected from among the control programs. so as to control the motor on the basis of the selected control program. To the end of selecting the predetermined control program and properly controlling the motor in this manner, it has been considered to employ an erasable ROM (EROM) mounted externally of the microprocessor, as the microprocessor memory, and to write the control program suited to the motor or the motor control, into the EROM. Since, however, the measure of employing the external EROM necessitates the ROM besides the processor fabricated in the form of a single chip, it increases the number of components and is not recommendable. It has also been considered to accommodate a plurality of control programs in a single ROM. However, the ROM requires a large capacity in order to receive all the control programs. This is disadvantageous from the standpoints of cost and installation space.

Accordingly, the present invention has for its object

to provide a novel data processing system which can readily change a control program stored within a microprocessor.

Disclosure of the Invention:

10

20

Disclosed in the present invention is a data processing system comprising a microprocessor having an internal random access memory, a nonvolatile memory in which control programs of the microprocessor are stored, a loading unit which transmits the content of the nonvolatile memory to the microprocessor, and a data bus which connects them, whereby the control program stored in the nonvolatile memory is transmitted to the random access memory of the microprocessor by the loading unit, so as to process data in accordance with this control program. This data processing system is so constructed as to transmit the control program from the nonvolatile memory storing the control programs, to the random access memory of each microprocessor. Therefore, each microprocessor need not be equipped with ROMs for the various control programs and the change in control programs can be achieved with In particular, the system is very useful for a numerical control system in which complicated control is required.

Brief Description of the Drawings:

Pigure 1 is a block diagram of an embodiment of the 25 present invention.

Best Mode for Carrying out the Invention:

5

10

15

20

25

The present invention will now be described in detail in connection with an embodiment.

Figure 1 shows a block diagram of one embodiment of the present invention. In the figure, numeral 1 designates a nonvolatile memory which stores control programs and which is constructed of, for example, a bubble memory Numeral 2 designates a loading unit which reads out and transmits the content of the nonvolatile memory 1, and which is constructed of a microprocessor having a built-in ROM or random access memory (hereinbelow, termed Microprocessors 3 and 4 are respectively constructed of processors proper 3a and 4a, and RAMs 3b and 4b for storing the control programs of the processors 3a Numerals 5 and 7 indicate output units which are and 4a. controlled by the microprocessors 3, 4, and which are motors in this example. Numerals 6 and 8 indicate input units, which are, in this example, detectors that detect the states of the motors, e.g., the rotating speeds thereof and deliver them to the microprocessors 3, 4. Shown at numeral 9 is a main data bus which connects the nonvolatile memory 1, loading unit 2 and microprocessors 3, 4 to one another, and which is also connected to a main processor 10, a control panel 11, etc. for the numerical control. Move commands, commanded speeds, etc. are

entered from the main processor 10 to the microprocessors 3, 4 through the data bus. Data buses 12, 13 interconnect the microprocessors 3, 4, output units 5, 7 and input units 6, 8.

Next, the operations of these constituents will be explained.

5

10

20

25

In the nonvolatile memory 1, various control programs for controlling the respective motors are stored with identifier codes (for example, names) assigned thereto. In addition, it is assumed that the respective microprocessors 3 and 4 are prepared for the respective controllable axes in the numerical control.

When power from a power supply is introduced (a power "on" signal PWON goes to logical "1"), the loading unit 2 starts upon sensing the introduction power and reads out the content of the nonvolatile memory 1 in accordance with a control program of its own stored in the built-in ROM. The corresponding relationships between the respective microprocessors 3, 4 and the identification numbers, e.g., control program names of the control programs required for these microprocessors are set with the control panel 11 in advance. Accordingly, the loading unit 2 transmits the required control programs to the RAMs 3b, 4b of the respective microprocessors 3, 4 through the data bus 9 while referring to the corresponding relationships and

stores them in the RAMs 3b, 4b.

10

20

The loading unit 2 further sends start signals to the respective microprocessors 3, 4 through the data bus 9 after the end of the above transmission. In response to the signals, the microprocessors 3, 4 start operating in accordance with the control programs of the RAMs 3b, 4b. On the other hand, speed commands and movement value commands are given from the aforementioned main processor through the data bus 9, so that the respective microprocessors 3 and 4 control the motors (output units) 5 and 7 through the data buses 12 and 13.

A numerical control system is originally equipped with a nonvolatile memory in order to store various parameters and machining data. Therefore, a part of this memory can be utilized without specially providing the nonvolatile memory 1 stated before. In addition, the corresponding relationships between the control programs and the microprocessors must be easily settable and changeable. However, once they have been set, they are hardly ever altered. Switches are therefore disposed inside the control panel or the like so as to establish semifixed relationships, in order that the corresponding relationships may be set by means of only the switches. This measure prevents changes in the corresponding relationships and a resulting malfunction as may be caused by

accidental operation attributed to the fact that switches protrude from the outside of the apparatus.

Although a numerical control system has been exemplified in the above description, the invention is not restricted thereto but is also utilizable for other control systems.

Industrial Applicability:

As set forth above, according to the present invention, a data processing system is so constructed as to

10 transmit a control program from a nonvolatile memory storing control programs, to the random access memory of each microprocessor. Therefore, each microprocessor need not be equiped with ROMs for the respective control programs, and a change in control programs can be achieved with ease.

15 In particular, the system is very useful for a numerical control system in which complicated control is required.


WHAT IS CLAIMED IS:

- 1. A data processing system characterized by comprising a microprocessor having an internal random access memory, a nonvolatile memory in which control programs of said microprocessor are stored, a loading unit which transmits the content of said nonvolatile memory to said microprocessor, and a data bus which connects them, whereby the control program stored in said nonvolatile memory is transmitted to said random access memory of said microprocessor by said loading unit.
- 2. A data processing system as defined in Claim 1, characterized in that a main processor for controlling said microprocessor is further ocnnected to said data bus.
 - 3. A data processing system as defined in Claim 1 or Claim 2, characterized in that a plurality of such microprocessors are connected to said data bus.
 - 4. A data processing system as defined in Claim 1, Claim 2 or Claim 3, characterized in that an input/output unit to be controlled is connected to said microprocessor through another data bus.
- 5. A data processing system as defined in Claim 1, Claim 2, Claim 3 or Claim 4, characterized in that said loading unit is constructed of a memory and a microprocessor.

15

A data processing system as defined in Claim 4,
 characterized in that said unit to be controlled is a motor.

Fig.I



INTERNATIONAL SEARCH REPORT

International Application No. PCT/JP 82/00138

L CLASSIP	FICATION	OF SUBJECT	MATTER (il severali	International Application No. PCT classification symbols apply, indicate all) *	/JP 82/00138
				oth National Classification and IPC G06F 13/00,	
I	nt C	1 ³ 'GO'	6F 3/00, 6F 9/06,	G06F 13/00, G05B 19/02	
IL FIELDS	SEARCH				
			Minimu	um Documentation Searched*	
Classification 8	System			Classification Symbols	
IPC		COSE 3	/00 COCR	12 (00 0000 0 (00	
120		G05B 19	9/02	13/00, G06F 9/06	
	\rightarrow	to th	Documentation Sear Extent that such Do	rched other than Minimum Documentation ocuments are included in the Fields Searched	-
		Kokai Ji	tsuyo Shi.	nkan Koho 1971-1	1781
IIL DOCUME		NSIDERED TO E			
ategory*	Citatio	n of Document, 181	with indication, when	e appropriate, of the relevant passages !!	Relevant to Claim No. 19
1					
х	JP,	A, 50-10	9635 (Hit	achi, Ltd.)	1-6
	28.	August,	1975 (28.	08.75)	
x	JP,	A, 54-11	4136 (Hita	achi, Ltd.)	1-6
	6. S	eptember	, 1979 (06	6.09.79)	
1	_			itsu Ltd.)	1-6
	24. 1	March, 19	980 (24.03	3.80)	
A	JP, 1	A, 53-638	336 (Nippo Telep	on Telegraph & whome Public Corp.)	1-6
-	7. Ju	me, 1978	3 (07.06.7	78)	
"A" document considere	nt defining ad to be o	M Dallachiat Leiska	of the art which is	understand the principle or theor	in the application but cited to by underlying the invention
filing date "L" document which may throw doubts on priority claim(a) as inventive step					the claimed invention canno be considered to involve an
which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means					mas steb when the document
P" document	publishe the priori	d prior to the inte ty date claimed	mational filing date	but "&" document member of the same p	atent family
		ion of the Internat	ional Scant		
		982 (20.0		Date of Mailing of this International Search July 26, 1982 (26	
rnational Searc					-07.02)
		tent Off:	ice	Signature of Authorized Officer =	
	leacond a	heet) (October 19			